# This Page Is Inserted by IFW Operations and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**


Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS A
- GRAY SCALE DOCUMENTS

## IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.



#### Clock generator circuit.

Patent number:

EP0053014

**Publication date:** 

1982-06-02

Inventor:

ITO AKIHIKO; TANAKA HISAMI; KATO SEIJI;

TAKAYAMA YOSHIHISA

Applicant:

**FUJITSU LTD (JP)** 

Classification:

- international:

H03K5/15

- european:

H03K5/151B

Application number: EP19810305484 19811120

Priority number(s): JP19800163607 19801120

Also published as:

US4417158 (A1) JP57087620 (A) EP0053014 (B1) IE812718L (L) IE52355 (B)

Cited documents:




GB2030403 US3668436 US3961269 US4140927 FR2379198

more >>

Abstract not available for EP0053014 Abstract of correspondent: US4417158

A clock generator circuit for generating two pairs of clock signals comprises a NAND circuit and a NOR circuit cross-coupled to each other and each having an input for receiving a reference clock signal (phi 0). A first inverter is provided between the output of the NAND circuit and the other input of the NOR circuit, and a second inverter is provided between the output of the NOR circuit and the other input of the NAND circuit. A pair of clock signals (phi 2, phi 2) are generated from the NAND circuit and the first inverter, while another pair of clock signals (phi 1, phi 1) are generated from the NOR circuit and the second inverter.



Data supplied from the esp@cenet database - Worldwide

THIS PAGE BLANK (USPTO)

(1) Publication number:

**0 053 014** A1

(12)

### **EUROPEAN PATENT APPLICATION**

21) Application number: 81305484.8

(5) Int. Cl.3: H 03 K 5/15

(22) Date of filing: 20.11.81

30 Priority: 20.11.80 JP 163607/80

(43) Date of publication of application: 02.06.82 Bulletin 82/22

Designated Contracting States: DE FR GB NL

7) Applicant: FUJITSU LIMITED 1015, Kamikodanaka Nakahara-ku Kawasaki-shi Kanagawa 211(JP) (72) Inventor: Ito, Akihiko 3780, Suge Tama-ku Kawasaki-shi Kanagawa 214(JP)

(72) Inventor: Tanaka, Hisami 1-17-3-301, Utsukushigaoka Midori-ku Yokohama-shi Kanagawa 227(JP)

(72) Inventor: Takayama, Yoshihisa 616, Futako Takatsu-ku Kawasaki-shi Kanagawa 213(JP)

(72) Inventor: Kato, Seiji 3-14-15, Chuorinkan Yamato-shi Kanagawa 242(JP)

(74) Representative: Fane, Christopher Robin King et al, HASELTINE LAKE & CO. Hazlitt House 28 Southampton Buildings Chancery Lane London, WC2A 1AT(GB)

(54) Clock generator circuit.

(5) A clock generator circuit for generating two pairs of clock signals  $(\phi_2, \phi_2 - \phi_1, \phi_1)$  comprises a NAND circuit (51) and a NOR circuit (52) cross-coupled to each other and each having an input for receiving a reference clock signal  $(\phi_0)$ . A first inverter (53) is provided between the output of the NAND cicuit (51) and the other input of the NOR circuit (52), and a second inverter (54) is provided between the output of the NOR circuit (52) and the other input of the NAND circuit (51). A pair of clock signals  $(\phi_2, \phi_2)$  are generated from the NAND circuit (51) and the first inverter (53), while the other pair of clock signals  $(\phi_1, \phi_1)$  are generated from the NOR circuit (52) and the second inverter (54). Unwanted overlap of such clock signals can thereby be avoided.

FIG. 5  $\phi_0$ 51-A 51  $\phi_2$ 51-B  $\phi_1$ 52-A 52  $\phi_1$   $\phi_2$ 

#### CLOCK GENERATOR CIRCUIT

The present invention relates to a clock generator circuit for generating two pairs of clock signals by using a reference clock signal.

As the case may require, four clock signals, that is, two pairs of clock signals are used. For example, such clock signals are used in a switched capacitor integrator. In this case, it is necessary that a pair of clock signals opposite in phase to each other are not overlapped with another pair of clock signals opposite in phase to each other.

One conventional clock generator circuit comprises a pair of NOR circuits cross-coupled to each other, which serve as an R-S flip-flop. This clock generator circuit generates two non-overlapping clock signals  $\phi_1$  and  $\phi_2$  opposite in phase to each other. (See: Electronics, page 99, January 20, 1977.) In this circuit, when an inverter is connected to the output terminal of each of the NOR circuits, two inverted clock signals  $\overline{\phi}_1$  and  $\overline{\phi}_2$  of the clock signals  $\phi_1$  and  $\phi_2$  are also obtained. Thus, the clock generator circuit associated with such inverters generates two pairs of clock signals  $\phi_1$  and  $\overline{\phi}_2$ , and  $\overline{\phi}_2$ .

However, in the above-mentioned circuit, due to fluctuation in manufacture, the delay time of each of the inverters is fluctuated. At worst, this delay time is so long that the clock signal  $\bar{\phi}_1$  may be overlapped with the clock signals  $\phi_2$  and  $\bar{\phi}_2$  and in addition, the clock signal  $\bar{\phi}_2$  may be overlapped with the clock signal  $\bar{\phi}_1$  and  $\bar{\phi}_1$ .

It is desirable to reduce the likelihood of such over-

According to the present invention, there is provided a clock generator circuit for generating two pairs of clock signals by using a reference clock signal, comprising:

first and second logic circuits, each having first and second input terminals and an output terminal, for generating first and second clock signals, respectively, the first input terminal of each of the first and second logic circuits receiving the reference clock signal; a first delay circuit, connected between the output terminal of the first logic circuit and the the second input terminal of the second logic circuit, for delaying and inverting the first clock signal so as to generate a third clock signal which forms a pair with the first clock 10 signal; a second delay circuit, connected between the output terminal of the second logic circuit and the second input terminal of the first logic circuit, for delaying and inverting the second clock signal so as to generate a fourth clock signal which forms a pair with the second clock signal; the first logic circuit detecting a change of the potential of the fourth clock signal so as to change the potential of the first clock signal, when the potential of the reference clock signal is high; and the second logic 20 circuit detecting a change of the potential of the third clock signal so as to change the potential of the second clock signal, when the potential of the reference clock is low.

The present invention will be more clearly understood 25 from the description as set forth below contrasting the present invention with the conventional circuit and with reference to the accompanying drawings, wherein:

Fig. 1 is a circuit diagram illustrating a general switched capacitor integrator;

30

Figs. 2A through 2D are timing diagrams showing the signals appearing in the circuit of Fig. 1;

Fig. 3 is a logic circuit diagram illustrating one conventional clock generator circuit;

Figs. 4A through 4F are timing diagrams showing the signals appearing in the circuit of Fig. 3;

Fig. 5 is a logic circuit diagram illustrating an embodiment of the clock generator circuit according to the

present invention;

-5

.30

Figs. 6A through 6E are timing diagrams showing the signals appearing in the circuit of Fig. 5;

Fig. 7 is a logic circuit diagram illustrating another embodiment of the clock generator circuit according to the present invention; and

Figs. 8A through 8G are timing diagrams showing the signals appearing in the circuit of Fig. 7.

In Fig. 1, which illustrates a general switched capacitor integrator,  $SW_1$  and  $SW_2$  are switches;  $C_1$  and  $C_2$  are capacitors; and OP is an operational amplifier. In this case, the capacitor  $C_2$  forms a negative feedback path of the operational amplifier OP. When the switch  $SW_1$  is turned on, the capacitor  $C_1$  is charged by an input

voltage V<sub>in</sub>. After that, at the next timing, the switch SW<sub>1</sub> is turned off and, in turn, the switch SW<sub>2</sub> is turned on. As a result, the charges stored in the capacitor C<sub>1</sub> are moved to the capacitor C<sub>2</sub>. Since the operational amplifier OP operates so as to hold its input terminal (-) at the ground level, an output voltage V<sub>out</sub> appears in accordance with the quantity of the charges

stored in the capacitor  $C_1$ .

The input voltage  $V_{in}^{-1}$  is sampled by repeating the above-mentioned operation at a frequency of, for example, 128 kHz, so that the output voltage  $V_{out}^{-1}$ , corresponding to an integrated value of the sampled voltages, is obtained.

In Fig. 1, each of the switches  $SW_1$  and  $SW_2$  comprises a CMOS (Complementary MOS) circuit formed by a p-channel type transistor and a n-channel type transistor. Therefore, when the potential of a clock signal  $\phi_1$  and the potential of its inverted signal  $\overline{\phi}_1$  are high and low, respectively, the switch  $SW_1$  is turned on, while, when the potential of each of the signals  $\phi_1$  and  $\overline{\phi}_1$  are low and high, respectively, the switch  $SW_1$  is turned off.

Similarly, when the potential of a clock signal  $\phi_2$  and the potential of its inverted signal  $\overline{\phi}_2$  are high and low, respectively, the switch SW<sub>2</sub> is turned on, while, when the

potential of each of the signals  $\phi_2$  and  $\overline{\phi}_2$  are low and high, respectively, the switch SW, is turned off.

It should be noted that the switches  $SW_1$  and  $SW_2$  should not be simultaneously turned on. If the switches  $SW_1$  and  $SW_2$  are simultaneously turned on, the capacitor  $C_2$  is charged directly by the input voltage  $V_{in}$  and as a result, a normal integration operation can not be performed.

Figs. 2A through 2D are timing diagrams showing the signals appearing in the circuit of Fig. 1. As illustrated in Figs. 2A through 2D, in order to prevent the switches SW<sub>1</sub> and SW<sub>2</sub> (Fig. 1) from being turned on simultaneously, a pair of the clock signals  $\phi_1$  and  $\overline{\phi}_1$  are non-overlapped with the other pair of the clock signals  $\phi_2$  and  $\overline{\phi}_2$ . In more detail, the high potential of the clock signal  $\phi_1$  is non-overlapped with the high potential of the clock signal  $\overline{\phi}_2$  and the low potential of the clock signal  $\overline{\phi}_2$ . In addition, the low potential of the clock signal  $\overline{\phi}_1$  is non-overlapped with the high potential of the clock signal  $\overline{\phi}_1$  is non-overlapped with the high potential of the clock signal  $\overline{\phi}_2$  and the low potential of the clock signal  $\overline{\phi}_2$ .

Fig. 3 is a logic circuit diagram illustrating one conventional clock generator circuit. As illustrated in Fig. 3, the clock generator circuit comprises two NOR circuits 31 and 32 cross-coupled to each other which serve as an R-S flip-flop. (See: Electronics, page 99, January 20, 1977.) The NOR circuit 31 receives a reference clock signal  $\phi_0$  directly, while the NOR circuit 32 receives the reference clock signal  $\phi_0$  via an inverter 33. Each of the NOR circuits 31 generates clock signals  $\phi_1$  and  $\phi_2$ , respectively, and in addition, clock signals  $\phi_1$  and  $\phi_2$  are obtained by inverting the clock signals  $\phi_1$  and  $\phi_2$ , respectively. For this purpose, two inverters 34 and 35 are provided. Thus, two pairs of clock signals  $\phi_1$  and  $\phi_2$  are obtained.

Figs. 4A through 4F are timing diagrams showing the signals in the circuit of Fig. 3. Referring to Figs. 4A

through 4F, the operation of the circuit of Fig. 3 will now be explained. At a time t, , the potential of the reference clock signal  $\phi_0$  is changed from low to high, as illustrated in Fig. 4A and, in turn, at a time t, , the potential of a signal  $\overline{\phi}_0$  is changed from high to low, as illustrated in Fig. 4B. In this state, since the potential at an input terminal 31-B of the NOR circuit 31, which is the same as the potential of the clock signal  $\phi_2$  as illustrated in Fig. 4E, remains low, the NOR circuit 31 detects the change of the potential at an input terminal 31-A thereof, so that, at a time  $t_3$ , the potential of the clock signal  $\phi_1$  is changed from high to low, as illustrated in Fig. 4C and, in turn, at a time  $t_{4}$  , the potential of the clock signal  $\overline{\phi}_{\eta}$  is changed from low to high, as illustrated in Fig. 4D. In addition, in this state, since 15 the potential at an input terminal 32-A of the NOR circuit 32, which is the same as the potential of the signal  $\overline{\phi}_0$  as illustrated in Fig. 4B, remains low, the NOR circuit 32 detects the change of the potential at an input 20 terminal 32-B thereof, so that, at a time  $t_5$ , the potential of the clock signal  $\phi_2$  is changed from low to high, as illustrated in Fig. 4E and, in turn, at a time  $t_6$  , the potential of the clock signal  $\overline{\phi}_2$  is changed from high to low, as illustrated in Fig. 4F.

As illustrated in Figs. 4C, 4E and 4F, the high potential of the clock signal φ<sub>1</sub> is never overlapped with the high potential (clock pulse) of the clock signal φ<sub>2</sub> and the low potential of the clock signal φ̄<sub>2</sub>. Contrary to this, with regard to the clock signal φ̄<sub>1</sub>, as illustrated in 30 Figs. 4D, 4E and 4F, if τ<sub>1</sub> > τ<sub>2</sub> where τ<sub>1</sub> is a delay time of the inverter 34 and τ<sub>2</sub> is a delay time of the NOR circuit 32, the low potential of the clock signal φ̄<sub>1</sub> is overlapped with the high potential of the clock si al φ<sub>2</sub>. In addition, if τ<sub>1</sub> > τ<sub>2</sub> + τ<sub>3</sub> where τ<sub>3</sub> is a delay time of the inverter 35, the low potential φ̄<sub>1</sub> is also overlapped with the low potential of the clock signal φ̄<sub>2</sub>.

Similarly, when the potential of the reference clock

signal  $\phi_0$  is changed from high to low, as illustrated in Figs. 4C, 4D and 4E, the high potential of the clock signal  $\phi_2$  is never overlapped with the high potential of the clock signal  $\phi_1$  and the low potential of the clock signal  $\overline{\phi}_1$ . Contrary to this, with regard to the clock signal  $\overline{\phi}_2$ , as illustrated in Figs. 4C, 4D and 4F, if  $\tau_3 > \tau_4$  where  $\tau_4$  is a delay time of the NOR circuit 31, the low potential of the clock signal  $\overline{\phi}_2$  is overlapped with the high potential of the clock signal  $\phi_1$ . In addition, if  $\tau_3 > \tau_4 + \tau_1$ , the low potential of the clock signal  $\overline{\phi}_2$  is overlapped with the low potential of the clock signal  $\overline{\phi}_2$  is overlapped with the low potential (clock pulse) of the clock signal  $\overline{\phi}_1$ .

However, the delay time  $\tau_1$  of the inverter circuit 34 and the delay time  $\tau_3$  of the inverter 35 are often

15 fluctuated due to fluctuation in manufacture. Accordingly, it may happens that  $\tau_1 > \tau_2$  (or  $\tau_2 + \tau_3$ ) or  $\tau_3 > \tau_4$  (or  $\tau_4 + \tau_1$ ) is satisfied. Thus, in the circuit of Fig. 3, the clock signals  $\phi_1$  and  $\overline{\phi}_1$  may be overlapped with the clock signals  $\phi_2$  and  $\overline{\phi}_2$ .

Fig. 5 is a logic circuit diagram illustrating an embodiment of the clock generator circuit according to the present invention. As illustrated in Fig. 5, the clock generator circuit comprises a NAND circuit 51 and a NOR circuit 52 cross-coupled to each other, and two inverters 53 and 54. A reference clock signal  $\phi_n$  is supplied commonly to an input terminal 51-A of the NAND circuit 51 and an input terminal 52-A of the NOR circuit 52. The NOR circuit 52 generates a clock signal  $\phi_1$ and in turn, the inverter 54 generates a clock signal  $\phi_1$ which forms a pair with the clock signal  $\phi_1$  , while the NAND circuit 51 generates a clock signal  $\overline{\phi}_2$  and in turn, the inverter 53 generates a clock signal  $\phi_2$  which forms a pair with the clock signal  $\overline{\phi}_2$ . Thus, two pairs of the clock signals  $\phi_1$  and  $\overline{\phi}_1$ ,  $\phi_2$  and  $\overline{\phi}_2$  are obtained. 35

Figs. 6A through 6E are timing diagrams showing the signals appearing in the circuit of Fig. 5. Referring to Figs. 6A through 6E, the operation of the circuit of Fig. 5

will now be explained. At a time  $t_1$  , the potential of the reference clock signal  $\phi_0$  is changed from low to high, as illustrated in Fig. 6A. In this state, since the potential at the input terminal of the NOR circuit 52 remains low, the NOR circuit 52 detects the change of the potential at the input terminal 52-A so that, at a time t, , the potential of the clock signal  $\phi_1$  is changed from high to low as illustrated in Fig. 6B and in turn, at a time  $t_3$  , the potential of the clock signal  $\overline{\phi}_1$  is changed from low to high as illustrated in Fig. 6C. In addition, in this 10 state, since the potential at the input terminal 51-A of the NAND circuit 51, which is the same as the potential of the reference clock signal  $\phi_{0}$  , remains high as illustrated in Fig. 6A, the NAND circuit 51 detects the change of the potential at the input terminal 51-B so that, at a 15 time  $t_4$  , the potential of the clock signal  $\overline{\phi}_2$  is changed from high to low as illustrated in Fig. 6E and, in turn, the potential of the clock signal  $\phi_2$  is changed from low to high as illustrated in Fig. 6D.

20 As illustrated in Figs. 6B, 6D and 6E, since the rise of the potential of the clock signal φ<sub>2</sub> and the fall of the potential of the clock signal φ̄<sub>2</sub> follow the fall of the potential of the clock signal φ<sub>1</sub>, the high potential of the clock signal φ<sub>1</sub> is never overlapped with the high 25 potential of the clock signal φ̄<sub>2</sub> and the low potential of the clock signal φ̄<sub>2</sub>. In addition, as illustated in Figs. 6C, 6D and 6E, since the rise of the potential of the clock signal φ̄<sub>2</sub> and the fall of the potential of the clock signal φ̄<sub>2</sub> follow the rise of the potential of the clock signal φ̄<sub>1</sub>, the low potential of the clock signal φ̄<sub>1</sub> is never overlapped with the high potential of the clock signal φ̄<sub>2</sub> and the low potential of the clock signal φ̄<sub>2</sub>.

On the other hand, at a time  $t_6$ , the potential of the reference clock signal  $\phi_0$  falls as illustrated in Fig. 62 and after that, at a time  $t_7$ , the potential of the clock signal  $\bar{\phi}_2$  rises as illustrated in Fig. 6E. And, in turn, at a time  $t_8$ , the potential of the clock signal  $\phi_2$  falls

as illustrated in Fig. 6D. After that, at a time  $t_g$ , the potential of the clock signal  $\phi_1$  rises as illustrated in Fig. 6B and, in turn, at a time  $t_{10}$ , the potential of the clock signal  $\bar{\phi}_1$  falls as illustrated in Fig. 6C. Therefore, the high potential of the clock signal  $\phi_2$  is never overlapped with the high potential of the clock signal  $\phi_1$  and the low potential of the clock signal  $\bar{\phi}_1$  and, in addition, the low potential of the clock signal  $\bar{\phi}_2$  is never overlapped with the high potential of the clock signal  $\bar{\phi}_1$  and the low potential of the clock signal  $\bar{\phi}_1$  and the low potential of the clock signal  $\bar{\phi}_1$ .

Fig. 7 is a logic circuit diagram illustrating another embodiment of the clock generator circuit according to the present invention. In Fig. 7, inverters 61 through 68 are added to Fig. 5. The operation of the circuit of Fig. 7 is similar to that of the circuit of Fig. 5.

15

20

Figs. 8A through 8G are timing diagrams showing the signals appearing in the circuit of Fig. 7. Referring to Figs. 8A through 8G, the operation of the circuit of Fig. 7 will now be explained. At a time  $t_1$  , the potential of the reference clock signal  $\phi_0$  rises as illustrated in Fig. 8A. After that, at a time  $t_2$  , the potential of a signal  $\phi_{
m A}$ generated from the NOR circuit 52 falls, as illustrated in Fig. 8B. As a result, at a time  $t_3$ , the potential of the clock signal  $\phi_1$  falls as illustrated in Fig. 8C and, in turn, at a time  $t_4$  , the potential of the clock signal  $\bar{\epsilon}_1$ rises as illustrated in Fig. 8D. After the rise of the clock signal  $\overline{\phi}_1$  , at a time  $t_5$  , the potential of the signal  $\phi_{R}$  generated from the NAND circuit 51 falls. result, at a time  $t_6$  , the potential of the clock signal  $\bar{\phi}_2$  falls as illustrated in Fig. 8G and, in turn, at a time  $t_7$  , the potential of the clock signal  $\phi_2$  rises as illustrated in Fig. 8F.

As illustrated in Figs. 8D, 8F and 8G, since the rise of the potential of the clock signal  $\phi_2$  and the fall of the potential of the clock signal  $\bar{\phi}_2$  follow the rise of the potential of the clock signal  $\bar{\phi}_1$ , the low potential of the clock signal  $\bar{\phi}_1$  is never overlapped with the high potential

of the clock signal  $\phi_2$  and the low potential of the clock signal  $\bar{\phi}_2$ .

In order to prevent the high potential of the clock signal  $\phi_1$  from being overlapped with the high potential of the clock signal  $\phi_2$  and the low potential of the clock signal  $\overline{\phi}_2$ , the following condition should be satisfied:

where  $\tau_{11}$  is the total delay time of the inverters 67 and 68;  $\tau_{12}$  is the total delay time of the inverters 54, 65, 66, the NAND circuit 51 and the inverters 53, 61 and 62; and  $\tau_{13}$  is the total delay time of the inverters 54, 65, 66, the NAND circuit 51 and the inverters 63 and 64.

On the other hand, at a time  $t_8$ , the potential of the reference clock signal  $\phi_0$  falls as illustrated in Fig. 8A. After that, at a time  $t_9$ , the potential of the signal  $\phi_B$  rises as illustrated in Fig. 8E. As a result, at a time  $t_{10}$ , the potential of the clock signal  $\bar{\phi}_2$  rises as illustrated in Fig. 8G and, in turn, at a time  $t_{11}$ , the potential of the clock signal  $\phi_2$  falls as illustrated in Fig. 8F. After the fall of the potential of the clock signal  $\phi_2$ , at a time  $t_{12}$ , the potential of the signal  $\phi_A$  rises as illustrated in Fig. 8B. As a result, at a time  $t_{13}$ , the potential of the clock signal  $\phi_1$  rises as illustrated in Fig. 8C and, in turn, at a time  $t_{14}$ , the potential of the clock signal  $\bar{\phi}_1$  falls as illustrated in Fig. 8D.

25

30

35

As illustrated in Figs. 8C, 8D and 8F, since the rise of the potential of the clock signal  $\phi_1$  and the fall of the potential of the clock signal  $\bar{\phi}_1$  follow the fall of the potential of the clock signal  $\bar{\phi}_2$ , the high potential of the clock signal  $\phi_2$  is never overlapped with the high potential of the clock signal  $\phi_1$  and the low potential of the clock signal  $\bar{\phi}_1$ .

In order to prevent the low potential of the clock signal  $\bar{\phi}_2$  from being overlapped with the high potential of the clock signal  $\phi_1$  and the low potential of the clock signal  $\bar{\phi}_2$ , the following condition should be satisfied:

where  $\tau_{14}$  is the total delay of the inverters 63 and 64;  $\tau_{15}$  is the total delay time of the inverters 53, 61 and 62, the NOR circuit 52 and the inverters 67 and 68; and  $\tau_{16}$  is the total delay time of the iverters 53, 61 and 62, the NOR circuit 52 and the iverters 53, 61 and 62, the NOR circuit 52 and the inverters 54, 65 and 66.

Note that the above-mentioned conditions (1) and (2) can be easily attained.

As explained hereinbefore, the clock generator circuit for generating two pairs of clock signals according to the 10 present invention has an advantage in that a pair of clock signals are not overlapped with another pair of clock signals. Therefore, when the clock signals obtained by the clock generator circuit according to the present invention are applied to the switches SW<sub>1</sub> and SW<sub>2</sub> of the switched capacitor integrator of Fig. 1, the switched capacitor integrator can perform a reliable integration operation.

#### CLAIMS

1. A clock generator circuit for generating two pairs of clock signals by using a reference clock signal, comprising:

first and second logic circuits, each having

first and second input terminals and an output terminal,

for generating first and second clock signals, respec
tively, the first input terminal of each of said first and

second logic circuits receiving said reference clock

signal;

a first delay circuit, connected between the output terminal of said first logic circuit and the second input terminal of said second logic circuit, for delaying and inverting said first clock signal so as to generate a third clock signal which forms a pair with said first clock signal;

a second delay circuit, connected between the output terminal of said second logic circuit and the second input terminal of said first logic circuit, for delaying and inverting said second clock signal so as to generate a fourth clock signal which forms a pair with said second clock signal;

20

said first logic circuit detecting a change of the potential of said fourth clock signal so as to change the potential of said first clock signal, when the potential of said reference clock signal is high; and

said second logic circuit detecting a change of the potential of said third clock signal so as to change the potential of said second clock signal, when the potential of said reference clock is low.

- 2. A clock generator circuit as set forth in claim 1, wherein said first and second logic circuits are a NAND circuit and a NOR circuit, respectively.
  - 3. A clock generator circuit as set forth in claim 1, further comprising:
- a third delay circuit, connected to the output terminal of said first logic circuit, for delaying

said first clock signal;

10

15

a fourth delay circuit, connected to the output terminal of said second logic circuit, for delaying said second clock signal,

the delay time of said third delay circuit being less than the total delay time of said first delay circuit, said second logic circuit and said second delay circuit and being less than the total delay time of said first delay circuit, said second logic circuit and said fourth delay circuit; and

the delay time of said fourth delay circuit being less than the total delay time of said second delay circuit, said first logic circuit and said first delay circuit and being less than the total delay time of said second delay circuit, said first logic circuit and said third delay circuit.

4. A clock generator circuit comprising:

first and second logic circuits having respective first inputs to which signals derived from a reference clock generator are applied when the generator circuit is in use;

first output circuitry, defining first and second circuit paths arranged to receive a signal output of the said first logic circuit and leading respectively to first and second output points of the generator circuit, for providing at the said first and second output points respectively first and second clock signals, each of which consists of a series of cyclically repeated clock pulses, the second clock signal being substantially the inverse of the first clock signal but being delayed slightly with respect thereto; and

second output circuitry, defining third and fourth circuit paths arranged to receive a signal output of the said second logic circuit and leading respectively to third and fourth output points of the generator circuit, for providing at the said third and fourth output points respectively third and fourth clock signals, each of which consists of a series of cyclically repeated clock pulses which are shorter in duration than the spaces therebetween and are also shorter in duration than the spaces between the clock pulses of each of the said first and second clock signals, the fourth clock signal being substantially the inverse of the third clock signal but being delayed slightly with respect thereto;

characterised in that the said second output point is connected to a second input of the said second logic circuit, and the said fourth output point is connected to a second input of the said first logic circuit, thereby to prevent the clock pulses of the third and fourth clock signals from overlapping in time with the clock pulses of the first and second clock signals.

- 5. A clock generator circuit as claimed in claim 4, wherein the said fourth clock signal is similar to but substantially 180 degrees out of phase with one of the said first and second clock signals.
- 6. A clock generator circuit as claimed in claim 4, wherein the said fourth clock signal is similar to but substantially 180 degrees out of phase with the said first clock signal.

Fig. I





Fig. 3






Fig. 2A Fig. 2B Fig. 2C




Fig. 5







Fig. 7







# European Patent Office

### **EUROPEAN SEARCH REPORT**

EP 81 30 5484.8

| DOCUMENTS CONSIDERED TO BE RELEVANT |   |                      | CLASSIFICATION OF THE APPLICATION (Int. Cl. ?)                           |
|-------------------------------------|---|----------------------|--|
| etegory                             | Citation of document with indication, where appropriate, of relevant passages | Relevant<br>to claim |  |
|                                     |   |                      |  |
| Y                                   | US - A - 4 066 919 (R.C. HUNTINGTON)  |                      |  |
|                                     | * fig. 8, elements 82, 86; column 7,  | 1                    | н 03 к 5/15  |
|                                     | lines 6 to 32;  |                      |  |
| ł                                   | fig. 8, elements 82, 86, 70, 84, 68,  | . 4                  |  |
| -                                   | 76, 88, 78;   |                      | •  |
| į                                   | fig. 8, 9 *   | 5,6                  |  |
|                                     | <u></u> '   |                      |  |
| Y                                   | IBM TECHNICAL DISCLOSURE BULLETIN   | 1,4,5,               |  |
| ,                                   | Vol. 20, No. 6, November 1977   | 6                    | TECHNICAL FIELDS<br>SEARCHED (Int.Cl. 3)                                 |
|                                     | F.K. ALLEN "Multiphase Clocking System  |                      | SCATIONED (MEGIL-)   |
|                                     | With Delay Tracking For Control and/or  |                      |  |
|                                     | Data Systems"   |                      | ·  |
|                                     | pages 2419 and 2420   |                      | G 06 F 1/04  |
|                                     | <pre>* complete article *</pre>   |                      | н 03 к 3/03  |
|                                     | <del></del>   |                      | н 03 к 5/15  |
| Y                                   | <u>US - A - 3 961 269</u> (C.E. ALVAREZ JR)                                   | 1                    | •  |
|                                     | * abstract; fig. 1 and 2; column 3,   |                      |  |
|                                     | line 12 to column 4, line 37 *  |                      | . ,  |
|                                     | <del></del>   |                      |  |
| Y                                   | <u>US - A - 3 668 436</u> (S.H. BACON)  | 1 .                  |  |
|                                     | * abstract; column 1, lines 23 to 40;   |                      | CATEGORY OF<br>CITED DOCUMENTS   |
|                                     | fig. 2 and 3; column 3, lines 1 to  |                      | X: particularly relevant if  |
|                                     | 41 *  |                      | taken alone Y: particularly relevant if                                  |
| ,                                   | <del></del>   | 1                    | combined with another document of the same category                      |
| A                                   | FR - A - 2 064 528 (CIE DES COMPTEURS)  | 1                    | A: technological backgroun O: non-written disclosure                     |
|                                     | * fig. 4 and 5 *  |                      | P: intermediate document T: theory or principle underlying the invention |
|                                     |   |                      | E: earlier patent document, but published on, or afte                    |
| A                                   | FR - A - 2 379 198 (THOMSON-CSF)  | 1                    | the filing date ? D: document cited in the application                   |
|                                     | * fig. 4 *  |                      | L: document cited for other reasons                                      |
|                                     | /   |                      | &: member of the same pate   |
| V                                   | The present search report has been drawn up for all claims                    |                      | family,  |
| X<br>Blace a                        | I search Date of completion of the search                                     | Examiner             | corresponding document   |
| 14080                               | Berlin 11-02-1982   |                      | ARENDT   |





#### **EUROPEAN SEARCH REPORT**

EP 81 30 5484.8 - page 2 -

|          |  |                      | - page 2 -   |
|----------|--|----------------------|--|
| :        | DOCUMENTS CONSIDERED TO BE RELEVANT  |                      | CLASSIFICATION OF THE APPLICATION (Int. CI. <sup>3</sup> ) |
| Category | Citation of document with indication, where appropriate, of relevant passages  | Relevant<br>to claim |  |
| A        | GB - A - 2 030 403 (SIEMENS AG)  * abstract; fig. 1 and 2 *  | 1                    |  |
| A        | <u>US - A - 4 140 927</u> (C.A. FEUCHT)  * abstract; fig. 1 and 2 *  | 1                    | •  |
| A        | ELECTRONIC ENGINEERING, Vol. 50, No. 616 December 1978   | 1                    |  |
|          | S.J. CAHILL "A Single-Chip Two-Phase Clock"  |                      | TECHNICAL FIELDS<br>SEARCHED (Int. Cl. <sup>3</sup> )      |
|          | pages 27, 29  * complete article *   |                      |  |
| D,A      | ELECTRONICS,  20 January 1977  N. HECKT "Two-Phase Clock Features Non- overlapping Outputs"  page 99  * complete article * | 1                    |  |
| P,X      | Patent Abstracts of Japan  Vol. 5, No. 55, 16 April 1981  & JP - A - 56 - 6525   | 1                    |  |
| A        | Patent Abstracts of Japan Vol. 2, No. 10, 25 January 1978 page 10409E77  |                      |  |
|          | & JP - A - 52 - 127051<br>/  |                      |  |
|          |  |                      |  |



#### **EUROPEAN SEARCH REPORT**

Application number

EP 81 30 5484.8 - page 3 -

| <del></del> | DOCUMENTS CONSIDERED TO BE RELEVANT   | CLASSIFICATION OF THE APPLICATION (Int. Cl. <sup>3</sup> ) |   |
|-------------|---|--|---|
| alegory     | Citation of document with indication, where appropriate, of relevant passages | Relevant<br>to claim                                       |   |
|             |   |  |   |
| A           | US - A - 3 858 061 (R.G. CARPENTER et   |  |   |
|             | al)   |  |   |
| .           | * column 1, lines 13 to 29 *  |  |   |
|             | <del></del>   |  |   |
|             |   |  |   |
|             |   |  |   |
|             |   | ·  |   |
|             |   |  | TECHNICAL FIELDS                                      |
|             |   |  | TECHNICAL FIELDS<br>SEARCHED (Int. CI. <sup>3</sup> ) |
|             |   |  |   |
|             | <u>.</u>  |  |   |
| ٠           |   |  |   |
|             |   |  |   |
|             | -   | ľ  |   |
|             |   |  |   |
| ·           |   |  |   |
|             |   |  |   |
|             |   |  |   |
|             |   |  | ·   |
|             |   | ·  |   |
|             |   | ŀ  |   |
|             |   |  |   |
|             |   |  |   |
|             |   |  |   |
|             |   |  | ·   |
|             | ·   |  |   |
|             | ·   |  |   |
|             |   |  |   |
|             | · <b>1</b>  |  |   |
| 1           |   | 1  | ·   |